

# (19)

Europäisches Patentamt **European Patent Office** Office européen des brevets

(11)

EP 1 213 767 A2

(12)

# **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 12.06.2002 Bulletin 2002/24 (51) Int Cl.7: H01L 29/20, H01L 29/778, H01L 29/812, H01L 21/335, H01L 21/338, H01L 21/205

(21) Application number: 01128995.6

(22) Date of filing: 06.12.2001

(84) Designated Contracting States: AT BE CHICY DE DKIES FIFR GB GRIE IT LILU MC NL PT SE TR Designated Extension States; AL LT LV MK RO SI

(30) Priority: 07.12.2000 JP 2000373039 23,05.2001 JP 2001153693

04.09.2001 JP 2001267299

(71) Applicant: NGK INSULATORS, LTD. Nagoya City Aichi Pref. (JP)

(72) Inventors:

· Hori, Yuji Mizuho-Ku, Nagoya City, Alchi Pref. (JP)  Shibata, Tomohiko Mizuho-Ku, Nagoya City, Aichi Pref. (JP)

 Oda, Osamu Mizuho-Ku, Nagoya City, Alchi Pref. (JP)


 Tanaka, Mitsuhiro Mizuho-ku, Nagoya City, Aichi Pref. (JP)

(74) Representative: Leson, Thomas Johannes Alois, Dipl.-Ing. Tiedtke-Bühling-Kinne & Partner GbR, TBK-Patent, Bavariaring 4

80336 München (DE)

#### Nitride compound semiconductor element (54)

On a substrate is epitaxially grown an AIN film as an underlayer having a dislocation density of 1011/ cm<sup>2</sup> or below and a crystallinity of 90 seconds or below in full width at half maximum (FWHM) of X-ray rocking curve at (002) reflection. Then, on the AIN film is epitaxially grown an π-GaN film as a conductive layer having a dislocation density of 1010/cm2 or below and a crystallinity of 150 seconds or below in full width at half maximum (FWHM) of X-ray rocking curve at (002) reflection, to fabricate a semiconductor element.



Printed by Jouvo, 76001 PARIS (FR)

sufficiently improved.

EP 1 213 767 A2

Description

# Background of the invention

## Field of the invention

[0001] This Invention relates to a semiconductor element, particularly usable for a field-effect transistor (FET), a high electron mobility transistor (HEMT), a heterojunction bipolar transistor (HBT) or the like.

#### Related Art Statement

[0002] With the recent development of cellular phone technique and optical communication technique, low electric power consumable and high output electron devices having high frequency properties are remarkably desired.

As such an electron device, conventionally, a Si device and a GaAs device have been employed. However, since these device does not have sufficiently high frequency properties, a new high output electron device is keenly desired.

[0003] In this point of view, a HEMT and a psudemorphic HEMT which are made of GaAs-based semiconductors are developed and practically used. Moreover, a high performance electron device such as a HEMT and a HBT made of InP-based semiconductor are researched and developed.

[0004] However, such a high performance electron device is composed of plural semiconductor layers epitaxially grown on a given substrate, and has a much complicated structure. Moreover, micro processing technique is required in fabricating the electron device, so that the manufacturing cost of the electron device rises. In addition, the InP-based semiconductor is very expensive, so that alternatives are desired.

[0005] In this point of view, recently, much attention is pald to a new electron device made of GaN-based semiconductor. Since the bandgap of the GaN semiconductor is 3.39eV, the GaN semiconductor can have a dielectric breakdown voltage tenfold as large as that of GaAs semiconductor and SI semiconductor. Moreover, the GaN semiconductor can have a large electron saturated drift velocity, it can have a larger performance index as an electron device than the GaAs semiconductor and the Si semiconductor. Therefore, the GaN semiconductor is prospected as a fundamental semiconductor for a high temperature device, a high output device and a high frequency device in engine controlling technique, electric power converting technique and mobile communication technique.

[0006] Particularly, since an electron device of HEMT structure made of AlGaN or GaN semiconductor is developed by Khan et al. and published in "J. Appl. Phys. Lett.", 63(1993), pp1214-, such an electron device using GaN-based semiconductor has been intensely researched and developed all over the world. Such an

electron device is generally formed by epitaxially growing given semiconductor layers on a sapphire substrate. [0007] However, since the lattice mismatch between the GaN-based semiconductor layer and the sapphire substrate is large, much misfit dislocations are created at the boundary between the semiconductor layer and substrate, and then, propagated in the semiconductor layer. As a result, much dislocations of 1010/cm² order are created in the semiconductor layer, and thus, the electric properties of the electron device including the semiconductor layer are deteriorated. Therefore, under the present conditions, the performance of the electron device made of GaN-based semiconductor can not be

2

[0008] In order to improve the crystal quality of the GaN-based semiconductor layer, such an attempt is made as to form a buffer layer between the semiconductor layer and the sapphire substrate or to employ a SiC substrate, a GaN substrate and another oxide substrate instead of the sapphire substrate, but the crystal quality of the GaN-based semiconductor layer formed on the substrate can not sufficiently improved.

[0009] Moreover, such an ELO technique as forming a strlp mask made of SiO<sub>2</sub>, etc. on a substrate has been developed. In this case, misfit dislocations created at the boundary between the GaN-based semiconductor layer and the substrate are propagated laterally in the region above the strip mask, and thus, the dislocation density of the semiconductor layer is decreased in between the adjacent strip portions of the mask.

[0010] However, since the ELO technique requires a complicated process, the manufacturing cost of the electron device rises. Moreover, since the GaN semi-conductor layer must be formed thicker so as to cover the strip mask, the substrate may be warped. If the ELO technique is employed in the practical process for manufacturing electron devices including the GaN-based semiconductor layers, most of the substrates to be employed and constituting the electron devices are warped and thus, broken. Therefore, the ELO technique can not be employed in the practical manufacturing process for the electron device.

### Summary of the Invention

[0011] It is an object of the present invention to decrease the dislocation density of a semiconductor layer made of a nitride including at least one element selected from the group consisting of Al. Ga, and In and epitaxially grown, and thus, to provide a semiconductor element including such a semiconductor layer usable as a practical device such as a FET and a HEMT.

[0012] In order to achieve the above object, this invention relates to a semiconductor element(a first semiconductor element), substantially including a substrate, an underlayer, epitaxially grown on the substrate, made of a first semiconductor nitride including at least AI element, the dislocation density of the underlayer being set

3

to 1011/cm² or below, the crystallinity of the underlayer being set to 90 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection, and a conductive layer, epitaxially grown on the underlayer, made of a second semiconductor nitride including at least one element selected from the group consisting of AI, Ga and In, the dislocation of the conductive layer being set to 1010/cm² or below, the crystallinity of the conductive layer being set to 150 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection.

[0013] This invention also relates to a semiconductor element(a second semiconductor element), substantially including a substrate.

an underlayer, epitaxially grown on the substrate, made of a first semiconductor nitride Including at least one element selected from the group consisting of AI, Ga and In, the dislocation density of the underlayer being set to 1011/cm² or below, the crystallinity of the underlayer being set to 90 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection, a carrier moving layer, epitaxially grown on the underlayer, made of a second semiconductor nitride including at least one element selected from the group consisting of AI. Ga and In, the dislocation of the carrier moving layer being set to 1010/cm² or below, the crystallinity of the carrier moving layer being set to 150 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection, and

a carrier supplying layer, epitaxially grown on the carrier moving layer, made of a third semiconductor nitride including at least one element selected from the group consisting of Al, Ga and In.

[0014] Moreover, this invention relates to a semiconductor element(a third semiconductor element), substantially including a substrate,

an underlayer, epitaxially grown on the substrate, made of a first semiconductor nitride including at least one clement selected from the group consisting of AI, Ga and In, the dislocation density of the underlayer being set to 1011/cm2 or below, the crystallinity of the underlayer being set to 90 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection, a first conductive layer of a first conduction type, epitaxially grown on the underlayer, made of a second semiconductor nitride including at least one element selected from the group consisting of Al. Ga and in, the dislocation of the first conductive layer being set to 1010/cm2 or below, the crystallinity of the first conductive layer being set to 150 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection, a second conductive layer of the first conduction type, epitaxially grown on the first conductive layer, made of a third semiconductor nitride including at least one element selected from the group consisting of AI, Ga and In, the dislocation of the second conductive layer being set to 1010/ cm2 or below, the crystallinity of the second conductive tayer being set to 90 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection, a third conductive layer of a second conduction type opposite to the first conduction type, epitaxially grown on the second conductive layer, made of a fourth semiconductor nitride including at least one element selected from the group consisting of Al, Ga and In, the dislocation of the third conductive layer being set to 1010/cm2 or below, the crystallinity of the third conductive layer being set to 150 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection, and a fourth conductive layer of the first conduction type, epitaxially grown on the third conductive layer, made of a fifth semiconductor nitride including at least one element selected from the group consisting of AI, Ga and In, the dislocation of the fourth conductive layer being set to 1010/cm<sup>2</sup> or below, the crystallinity of the fourth conductive layer being set to 150 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection.

[0015] The inventors have been intensely studied for epitaxially growing technique, particularly, epitaxially growing an AIN film on a sapphire substrate, for a long time. In this process, the inventors found out that if the AIN film is epitaxially grown on the sapphire substrate by employing specific conditions, misfit dislocations are entwined at the boundary between the film and the substrate though the misfit dislocations are created at the boundary, and thus, are not propagated in the film.

[0016] Therefore, the dislocation density of the AIN film epitaxially grown can be reduced, and thus, the crystal quality of the AIN film can be developed. Such an astonishing phenomena can not be observed in conventional conditions to epitaxially grow an AIN film. Concretely, the dislocation density of the AIN film can be reduced to 1011/cm2 or below, and the crystallinity of the AIN film can be enhanced to 90 seconds or below in full width at half maximum (FWHM) of X-ray rocking curve. [0017] Moreover, the inventors found out that if a GaN film is formed on the AIN film, the dislocations in the AIN film are entwined at the boundary between the AIN film and the GaN film due to the difference in lattice constant therebetween, and thus, can not be propagated in the GaN film. Therefore, the dislocation density of the GaN film can be reduced to 1010/cm2 or below, and the crystallinity of the GaN film can be enhanced to 150 seconds or below in FWHM of X-ray rocking curve.

[0018] If the AIN film is employed as an underlayer and a semiconductor film made of a nitride and constituting a conductive layer is epitaxially grown on the underlayer, the crystallinity of the semiconductor layer is improved, originated from the high crystallinity of the underlayer and the dislocation density of the semiconductor layer is improved. As a result, the electric properties such carrier mobility of the conductive layer made of the semiconductor layer can be enhanced.

[0019] The semiconductor element of the present invention is conceived on the long-term research and development as mentioned above, and can be employed

15

5

as a practical device such as a FET, a HEMT and a HBT. Then, it has been expected to employ such a semiconductor element having a semiconductor layer made of a nitride including at least one element selected from the group consisting of AI, Ga and In as a practical device such as a FET, a HEMT and a HBT.

[0020] On the other hand, if the above-mentioned ELO technique is employed, a semiconductor layer made of a nitride and having a relatively low dislocation density can be ehitaxially grown on a given substrate. Therefore, an underlayer and a conductive layer having a relatively high crystallinity and a relatively low dislocation density can be also fabricated. However, finally, a SiO<sub>2</sub> mask remains in the resulting semiconductor element fabricated by using the ELO technique.

[0021] In this point of view, in the present invention, the wording "substantially comprising" means "not including such an unnecessary component as a mask in a semiconductor element". Since such an unnecessary component is not included in the first through the third semiconductor elements, their semiconductor elements are different from the one fabricated by using the ELO technique.

[0022] The first semiconductor element can be preferably employed as such a practical device as a FET, and the second semiconductor element can be preferably employed as such a practical device as a HEMT. The third semiconductor element can be preferably employed as a practical device as a HET.

#### Blief Description of the Drawings

[0023] For better understanding of the present invention, reference is made to the attached drawings, wherein

Fig. 1 is a cross sectional view showing a FET made of a first semiconductor element according to the present invention.

Fig. 2 is a cross sectional view showing a HEMT made of a second semiconductor element according to the present invention, and

Fig. 3 is a cross sectional view showing a HBT made of a third semiconductor element.

# Description of the Preferred Embodiments

[0024] This invention will be described in detail, hereinafter. Fig. 1 is a cross sectional view showing a FET made of a first semiconductor element according to the present invention. The FET 10 depicted in Fig. 1 includes a substrate 1, an underlayer 2 made of AIN as a first semiconductor nitride epitaxially grown on the substrate 1, and a conductive layer 3 made of n-GaN as a second semiconductor nitride epitaxially grown on the underlayer 2. In this case, the first semiconductor element is composed of the substrate 1, the underlayer 2 and the conductive layer 3. On the conductive layer 3

are formed a source electrode 7 and a drain electrode 8 having ohmic-contact property and, for example, made of a Ti/Al/Pt/Au multilayered structure. In addition, on the conductive layer 3 is formed a gate electrode 9 having ohmic-contact property and, for example, made of a Ni/Pt/Au multilayered structure.

[0025] In the FET 10 depicted in Fig. 1, it is required that the dislocation density of the underlayer 2 made of AIN is set to 10<sup>11</sup>/cm² or below, preferably 10<sup>10</sup>/cm² or below. In this case, the dislocation density of the conductive layer 3 made of n-GaN can be reduced to 10<sup>10</sup>/cm² or below, preferably 10<sup>9</sup>/cm² or below, and as a result, the electric properties such as carrier mobility can be enhanced.

[0026] It is desired that the dislocation density of the conductive layer 3 is reduced as low level as possible, and as of now, can be reduced to about 108/cm<sup>2</sup>.

[0027] It is required that the crystallinity of the underlayer 2 made of AIN is set to 90 seconds or below, preferably 50 seconds or below in FWHM of X-ray rocking curve at (002) reflection. In this case, the crystallinity of the conductive layer 3 can be enhanced to 150 seconds or below, particularly 100 seconds or below in FWHM of X-ray rocking curve at (002) reflection, originated from the higher crystallinity of the underlayer 2.

[0028] The crystallinity and the crystal quality due to low dislocation density can be enhanced, and thus, the electric properties such as mobility in the conductive layer 3 can be much enhanced.

[0029] Such an AIN film as constituting the underlayer 2 is made by supplying a trimethylaluminum (TMA) and an ammonia (NH<sub>3</sub>) as raw material gases onto a given substrate heated to preferably 1100°C or over, particularly 1200°C or over.

[0030] Conventionally, an underlayer is made of a GaN-based semiconductor not including AI element, and thus, the formation temperature is set to not less than 1000°C and less than 1100°C. On the contrary, the underlayer constituting the semiconductor element of the present invention is made of a nitride including at least AI element, preferably 50 atomic percentages of AI element for all of the III elements of the nitride, and particularly made of AIN as shown in Fig. 1.

[0031] Then, as mentioned above, the underlayer of the semiconductor element of the present invention is preferably made at 1100°C or over, which is very higher than the conventional formation temperature. That is, the underlayer can be made by employing such a quite different condition as the conventional one in a MOCVD method. Herein, the "formation temperature" means "the temperature of the substrate on which the underlayer is formed".

[0032] Although the upper limit value of the formation temperature of the underlayer is not limited, it is preferably set to 1250°C. In this case, the surface roughness of the underlayer due to the material composition thereof can be inhibited, and the diffusion of the components of the underlayer can be also inhibited. As a result, the

8

crystal quality of the underlayer can be developed, irrespective of the material composition of the underlayer, and thus, the crystal quality of the conductive layer can be also developed.

7

[0033] In view of the enhancement of the crystallinity of the underlayer 2, it is more preferable as the thickness of the underlayer is increased. However, if the underlayer 2 is formed too thick, some cracks may be created in the underlayer 2, and the underlayer 2 may be broken away from on the substrate. Therefore, it is desired that the thickness of the underlayer 2 is set to 0.5  $\mu m$  or over, particularly within 1-3  $\mu m$ .

[0034] The substrate 1 may be made of oxide single crystal such as sapphire single crystal, ZnO single crystal, LiAlO<sub>2</sub> single crystal, LiGaO<sub>2</sub> single crystal, MgAl<sub>2</sub>O<sub>4</sub> single crystal, or MgO single crystal, IV single crystal or IV-IV single crystal such as Si single crystal or SIC single crystal, III-V single crystal such as GaAs single crystal, AlN single crystal, GaN single crystal or AlGaN single crystal, and boride single crystal such as ZrR-

[0035] Particularly, in the case of making the substrate of the sapphire single crystal, it is desired that surface-nitriding treatment is performed on the main surface for the underlayer 2. The surface-nitriding treatment is performed as follows. First of all, the sapphire single crystal substrate is set in a nitrogen-including atmosphere such as an ammonia atmosphere, and then, heated for a given period. The thickness of the resulting surface nitride layer can be adjusted by controlling the nitrogen concentration, the nitriding temperature and the nitriding period appropriately.

[0036] If the sapphire single crystal substrate having the surface nitriding layer thereon is employed, the crystallity of the underlayer 2 formed directly on the main surface can be more enhanced. Moreover, since the underlayer 2 can be easily formed thicker without cracks and breakaway, for example, up to 3 µm of the upper limit value in the above-mentioned preferable thickness range, not by using a specific forming condition, the crystallinity of the underlayer 2 can be easily more enhanced due to the increase in thickness. As a result, the crystal quality of the underlayer can be much enhanced due to the higher crystallinity originated from the surface nitriding layer.

[0037] Consequently, the crystal quality of the conductive layer 3 formed on the underlayer 2 can be developed, and thus, the dislocation density of the conductive layer 3 can be more reduced.

[0038] In addition, if the sapphire single crystal having the surface nitriding layer is employed, the higher crystal quality of the underlayer 2 can be maintained even though the underlayer 2 is made even at 1200°C or below, particularly around 1150°C, within the above-mentioned preferable formation temperature range. Concretely, in this case, the dislocation density of the underlayer 2 can be easily reduced to 1010/cm² or below.

[0039] It is desired that the surface-nitriding layer is

formed thicker, for example, so that the nitrogen content of the sapphire single crystal substrate at the depth of 1 nm from the main surface is set to two atomic percentages or over, in ESCA analysis. Moreover, the surface-nitriding layer may be formed thinner, for example, in a thickness of 1 nm or below.

[0040] In the case of making the underlayer thicker, some tensile stresses may be exerted on the underlayer and thus, some cracks may be created in the underlayer. In this case, it is desired that the material composition is varied continuously or stepwisely from the substrate toward the conductive layer. Thereby, the lattice constant of the underlayer can be matched appropriately to the ones of the conductive layer and the substrate, resulting in the reduction of tensile stress for the underlayer and thus, the inhibition of the creation of cracks. [0041] For example, as shown in Fig. 1, in the case of making the conductive layer 3 of n-GaN, the underlayer 2 is made of AlGaN. Then, the Al content of the underlayer 2 is decreased from the substrate 1 toward the conductive layer 3, and the Ga content of the underlayer 2 is increased from the substrate 1 toward the conductive layer 3.

[0042] As shown in Fig. 1, since a  $SiO_2$  mask or the like is not included, the substrate 1, that is, the FET 10 as a semiconductor element can not almost warped. Concretely, in the case that the substrate 1 has a diameter of two inches ( $\equiv$  5 cm), the warp of the first semiconductor element constituting the FET 10 can be reduced to only 100  $\mu$ m or below, particularly 50  $\mu$ m or below.

[0043] Fig. 2 is a cross sectional view showing a HEMT made of a second semiconductor element according to the present invention. The same reference numerals are given to the similar constituent portions to the ones of the FET 10 shown in Fig. 1.

[0044] The HEMT 20 depicted in Fig. 2 includes a carder moving layer 3 instead of the conductive layer 3 and a carrier supplying layer 4 made of n-AlGaN as a third semiconductor nitride and formed on the carrier moving layer 3. However, it is required that an underlayer 2 is formed in the same manner as the one of the FET 10, and thus, the same conditions are required for the underlayer 2. The substrate 1 may be also made of a single crystal as mentioned above, and in the case of using the sapphire single crystal, the surface-nitriding treatment is preferably performed for the main surface of the sapphire single crystal substrate. In this case, the second semiconductor element is composed of the substrate 1, the underlayer 2, the carrier moving layer 3 and the carrier supplying layer 4. Moreover, a source electrode 7, a drain electrode 8 and a gate electrode 9 may be made in the same manner as the ones of the FET 10. In the HEMT 20, carriers are supplied into the carrier moving layer 3 from the carrier supplying layer 4, and moved in the surface region of the carrier moving layer 3.

[0045] Moreover, in order to inhibit the creation of cracks, it is desired that the material composition of the

10

underlayer 2 is varied continuously or stepwisely from the substrate 1 toward the carrier moving layer 3.

9

[0046] Then, since a SiO $_2$  mask or the like is not included, the substrate 1 is not almost warped. Concretely, the warp of the second semiconductor element constituting the HEMT 20 can be reduced to 100  $\mu$ m or below, particularly 50  $\mu$ m or below if the diameter of the substrate 1 is set to two inches ( $\leftrightarrows$  cm).

[0047] Fig. 3 is a cross sectional view showing a HBT made of a third semiconductor element. The same reference numerals are given to the similar constituent portions to the ones of the FET 10 shown in Fig. 1.

[0048] The HBT 30 depicted in Fig. 3 includes a substrate 1, an underlayer 2 made of AIN as a first semiconductor nitride and epitaxially grown on the substrate 1, and a first conductive layer 13 of a first conduction type made of n-GaN as a second semiconductor nitride. [0049] The HBT 30 also includes, on the first conductive layer 13, a second conductive layer 14 of the first conduction type made of n-GaN as a third semiconductor nitride, and a third conductive layer 15 of a second conduction type made of P\*-GaN as a fourth semiconductor nitride. Moreover, the HBT 30 includes, on the third conductive layer 15, a fourth conductive layer 16 of the first conductive type made of n\*-AlGaN as a fifth semiconductor nitride. As a result, the HBT 30 has an non-type junction structure. In this case, the third semiconductor element is composed of the substrate 1, the underlayer 2, and the first through the fourth conductive layers 13-15.

[0050] On the exposed surface of the first conductive layer 13 is formed a collector electrode 18 made of a Ti/Al/Pt/Au multilayered structure, and on the exposed surface of the third conductive layer 15 is formed a base electrode 17 made of a Ni/Pt/Au multilayered structure. On the fourth conductive layer 16 is formed an emitter electrode 19 made of a similar Ti/Al/Pt/Au multilayered structure.

[0051] It is required that the underlayer 2 is formed in the same manner as the one of the FET 10, and thus, the same conditions are required for the underlayer 2. As a result, the dislocation densities of the first through the fourth conductive layers can be reduced to 1010/cm² or below, particularly 109/cm² or below. Moreover, the crystallinities of the first through the fourth conductive layers can be developed to 90 seconds or below, particularly 50 seconds or below in FWHM of X-ray rocking curve at (002) reflection. Therefore, the crystal qualities of the first through the fourth conductive layers can be enhanced, and thus, the electric properties such as carrier mobility can be enhanced.

The substrate 1 may be also made of a single crystal as mentioned above, and in the case of using the sapphire single crystal, the surface-nitriding treatment is preferably performed for the main surface of the sapphire single crystal substrate.

[0052] As mentioned above, in the case that the lattice constant of the underlayer 2 is largely different from the

one of the substrate 1 and/or the first conductive layer 13, it is desired that the material composition of the underlayer 2 is varied continuously or stepwisely from the substrate 1 toward the first conductive layer 13 in order to inhibit the creation of cracks. The substrate 1 may be made of the same single crystal as mentioned above. [0053] Then, since a SiO<sub>2</sub> mask or the like is not included, the substrate 1 is not almost warped. Concretely, the warp of the third semiconductor element constituting the HBT 30 can be reduced to 100 μm or below, particularly 50 μm or below if the diameter of the substrate 1 is set to two inches ( $\leftrightarrows$  cm).

[0054] It is required in the present invention that the semiconductor layers constituting the semiconductor elements such as a FET, a HEMT and a HBT shown in Figs. 1-3 are made of nitrides including at least one element selected from the group consisting of AI, Ga and In. In addition, the nitrides to constitute the semiconductor layers may include an additive element such as Ge, SI, Mg, Zn, Be, P or B as occasion demands, and a minute impurity contained in the raw material gases and the reactor or contained dependent on the forming condition.

[0055] Such a semiconductor element as a FET, a HEMT and a HBT shown in Figs. 1-3 may be fabricated by a conventional method only if the underlayers and the conductive layers are made under the conditions required by the present invention.

#### 30 Examples:

[0056] This invention will be concretely described, hereinafter.

#### (Example 1)

[0057] A sapphire single crystal substrate having a diameter of 2 inches and a thickness of 430  $\mu m$  was employed, and thus, pre-treated by  $H_2SO_4+H_2O_2$ , and set into a MOCVD apparatus. To the MOCVD apparatus was attached a gas system of  $H_2$ ,  $N_2$ , TMA, TMG, NH $_3$  and SiH $_4$ . Then, the substrate was heated to 1200°C with flowing  $H_2$  gas at a rate of 1m/sec. Thereafter, an ammonia gas (NH $_3$ ) was flown with a  $H_2$  carrier gas for five minutes, to nitride the main surface of the substrate. In ESCA analysis, it was turned out that a surface-nitriding layer was formed on the main surface by the surface-nitriding treatment, and the nitrogen content at the depth of 1 nm from the main surface was seven atomic percentages.

[0058] Then, a TMA and a NH<sub>3</sub> were flown at an average rate of 10m/sec, to epitaxially grow an AIN film in a thickness of 1 µm as an underlayer.

The dislocation density of the AIN film was 8×10<sup>9</sup>/cm<sup>2</sup>, and the FWHM in X-ray rocking curve of the AIN film was 90 seconds. As a result, the good crystal quality of the AIN film was confirmed. Moreover, the surface roughness Ra of the AIN film was 2A within a 5 µm area,

and thus, the good surface flatness of the AIN film was also confirmed.

11

[0059] Then, a TMG, a NH3 and a SiH4 were flown at an average rate of 1m/sec, to epitaxially grow a Sidoped n-GaN film as a conductive layer. The dislocation density of the n-GaN film was 2×108/cm2, and the FWHM in X-ray rocking curve of the n-GaN film was 120 seconds at (002) reflection. Moreover, the carrier density of the n-GaN film was 8×1018/cm3, and the mobility at room temperature was 800cm<sup>2</sup>/V · sec.

[0060] Then, a source electrode and a drain electrode of a Ti/Al/Pt/Au multilayered structure were fabricated on the n-GaN film, and a gate electrode of a Ni/Pt/Au multilayered structure was fabricated on the n-GaN film. Herein, the gate length and the gate width were set to  $0.5\,\mu m$  and 70  $\mu m$  , respectively.

[0061] When the high frequency performance of the thus obtained FET was examined, the cut-off frequency ft was 30 GHz. Therefore, it was confirmed that the FET has an extreme high frequency performance.

#### (Example 2)

[0062] After a surface nitriding treatment was carried out for a sapphire substrate in the same manner as Example 1, an AIN film and an i-GaN film were epitaxially grown subsequently, as an underlayer and a carrier moving layer, respectively. The dislocation densities the AIN film and the i-GaN film were  $8\times10^9$ /cm<sup>2</sup> and  $2\times10^6$ / cm2, respectively, and the FWHMs in X-ray rocking curve at (002) reflection of the AIN film and the i-GaN film were 90 seconds and 120 seconds, respectively. [0063] Then, a TMA, a TMG and a NH3 were flown at an average rate of 3m/sec, to epitaxially grow, on the i-GaN film, an n-AlGaN film as a carrier supplying layer. [0064] Thereafter, a source electrode and a drain electrode of a Ti/Al/Pt/Au multilayered structure were fabricated on the n-AlGaN film, and a gate electrode of a Ni/Pt/Au multilayered structure was fabricated on the

were set to 0.5 µm and 70 µm, respectively. [0065] The mobility of the thus obtained HEMT at room temperature was 2000cm2/V · sec. When the high frequency performance of the HEMT was examined, the cut-off frequency ft was 60 GHz. Therefore, it was confirmed that the HEMT has an extreme high frequency performance.

n-AiGaN film. Herein, the gate length and the gate width

[0066] As is apparent from Examples 1 and 2, the FET and the HEMT according to the present invention can have extreme electric properties such as carrier concentration and mobility, and can exhibit extreme high frequency performances. In the other words, the semiconductor element of the present invention can be used as a practical device such as a FET and a HEMT.

[0067] Although the present invention was described in detail with reference to the above examples, this invention is not limited to the above disclosure and every kind of variation and modification may be made without

departing from the scope of the present invention. For example, the thickness and the material composition of the semiconductor layer may be appropriately determined. Moreover, the carrier concentration of the conductive layer may be appropriately determined.

[0068] Then, in the HEMT 20 shown in Fig. 2, an i-AlGaN film may be formed as a spacer to prevent the diffusion of Si element between the carrier moving layer 3 and the carrier supplying layer 4. Moreover, an n-GaN film may be formed on the carrier supplying layer 4 as a contact layer to reduce the electric contact resistances of the electrodes. Furthermore, in order to prevent the diffusion of Si element, a barrier layer may be formed between the carrier supplying layer 4 and the contact. laver.

[0069] In the HBT 30 shown in Fig. 3, although the HBT 30 has an npn-type junction structure, it may have a pnp-type junction structure by changing the conduction types of the semiconductor layers of the HBT 30. Moreover, for developing the crystal qualities of the conductive layers 13-16 formed on the underlayer 2, a buffer layer or a multilayered structure such as a distorted superlattice structure may be provided between the underlayer 2 and the conductive layer 13.

[0070] As mentioned above, since the semiconductor element of the present invention has an underlayer of low dislocation density and high crystallinity, and a conductive layer of high crystal quality originated from the underlayer, the electric properties of the semiconductor element can be enhanced. Therefore, the semiconductor element can be used; as a semiconductor device having semiconductor layers including at least one element selected from the group consisting of AI, Ga and In, for a practical device.

[0071] On a substrate is epitaxially grown an AIN film as an underlayer having a dislocation density of 1011/ cm<sup>2</sup> or below and a crystallinity of 90 seconds or below in full width at half maximum (FWHM) of X-ray rocking curve at (002) reflection. Then, on the AIN film is epitaxially gown an n-GaN film as a conductive layer having a dislocation density of 1010/cm2 or below and a crystallinity of 150 seconds or below in full width at half maximum (FWHM) of X-ray rocking curve at (002) reflection, to febricate a semiconductor element.

## **Claims**

45

1. A semiconductor element, substantially comprising:

a substrate.

an underlayer, epitaxially grown on the substrate, made of a first semiconductor nitride including at least Al element, the dislocation density of the underlayer being set to 1011/cm2 or below, the crystallinity of the underlayer being set to 90 seconds or below in full width at half

From-Hogan & Hartson L.L.P. Los Angeles, CA

20

25

35

maximum of X-ray rocking curve at (002) reflection, and

13

a conductive layer, epitaxially grown on the underlayer, made of a second semiconductor nitride including at least one element selected from the group consisting of Al, Ga and In, the dislocation of the conductive layer being set to 1010/cm2 or below, the crystallinity of the conductive layer being set to 150 seconds or below in full width at half maximum of X-ray rocking . 10 curve at (002) reflection.

- A semiconductor element as defined in claim 1. wherein the Al content of the first semiconductor nitride constituting the underlayer is set to 50 atomic 15 percentages or over for all of the III elements of the first semiconductor nitride.
- 3. A semiconductor element as defined in claim 2, wherein the underlayer is made of AIN.
- 4. A semiconductor element as defined in any one of claims 1-3, wherein the underlayer is formed at 1100°C or over by a MOCVD method.
- 5. A semiconductor element as defined in claim 4, wherein the underlayer is formed at a temperature within 1100-1250°C.
- 6. A semiconductor element as defined in any one of 30 claims 1-6, wherein the substrate is made of a sapphire single crystal having a surface nitride tayer on the main surface of the crystal, and the underlayer is formed on the main surface via the surface nitride layer.
- 7. A semiconductor element as defined in any one of claims 1-6, wherein the material composition of the first semiconductor nitride constituting the underlayer is varied continuously or stepwisely from the 40 substrate toward the conductive layer.
- 8. A semiconductor element as defined in any one of claims 1-7, wherein the warp of the semiconductor element is 100 µ m or below per 5 cm length.
- 9. A field-effect transistor comprising a semiconductor element as defined in any one of claims 1-8, a source electrode, a drain electrode and a gate electrode which are provided on the semiconductor element.
- 10. A semiconductor element, substantially compris-

a substrate.

an underlayer, epitaxially grown on the substrate, made of a first semiconductor nitride in-

cluding at least one element selected from the group consisting of AI, Ga and In, the dislocation density of the underlayer being set to 1011/ cm<sup>2</sup> or below, the crystallinity of the underlayer being set to 90 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection.

14

a carrier moving layer, epitaxially grown on the underlayer, made of a second semiconductor nitride including at least one element selected from the group consisting of Al, Ga and In, the dislocation of the carrier moving layer being set to 1010/cm2 or below, the crystallinity of the carrier moving layer being set to 150 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection, and a carrier supplying layer, epitaxially grown on the carrier moving layer, made of a third semiconductor nitride including at least one element selected from the group consisting of Al, Ga and In.

- 11. A semiconductor element as defined in claim 10, wherein the underlayer is formed at 1100°C or over by a MOCVD method.
- 12. A semiconductor element as defined in claim 11. wherein the underlayer is formed at a temperature within 1100-1250°C.
- 13. A semiconductor element as defined in any one of claims 10-12, wherein the substrate is made of a sapphire single crystal having a surface nitride layer on the main surface of the crystal, and the underlayer is formed on the main surface via the surface nitride layer.
- 14. A semiconductor element as defined in any one of claims 10-13, wherein the material composition of the first semiconductor nitride constituting the underlayer is varied continuously or stepwisely from the substrate toward the conductive layer.
- 15. A semiconductor element as defined in any one of 45 claims 10-14, wherein the warp of the semiconductor element is 100 µm or below per 5 cm length.
  - 16. A high electron mobility transistor comprising a semiconductor element as defined in claims 10-15, a source electrode, a drain electrode and a gate electrode which are provided on the semiconductor element.
  - 17. A semiconductor element, substantially comprising:

an underlayer, epitaxially grown on the sub-

55

16:41

#### EP 1 213 767 A2

15

strate, made of a first semiconductor nitride including at least one element selected from the group consisting of AI, Ga and In, the dislocation density of the underlayer being set to 1011/cm² or below, the crystallinity of the underlayer being set to 90 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection

a first conductive layer of a first conduction type, epitaxially grown on the underlayer, made of a second semiconductor nitride including at least one element selected from the group consisting of Al. Ga and In, the dislocation of the first conductive layer being set to  $10^{10}/\text{cm}^2$  or below, the crystallinity of the first conductive layer being set to 150 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection,

a second conductive layer of the first conduction type, epitaxially grown on the first conductive layer, made of a third semiconductor nitride including at least one element selected from the group consisting of AI, Ga and In, the dislocation of the second conductive layer being set to  $10^{10}$ /cm² or below, the crystallinity of the second conductive layer being set to 90 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection,

a third conductive layer of a second conduction type opposite to the first conduction type, epitaxially grown on the second conductive layer, made of a fourth semiconductor nitride including at least one element selected from the group consisting of AI, Ga and In, the dislocation of the third conductive layer being set to  $10^{10}/\text{cm}^2$  or below, the crystallinity of the third conductive layer being set to 150 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection, and


a fourth conductive layer of the first conduction type, epitaxially grown on the third conductive layer, made of a fifth semiconductor nitride including at least one element selected from the group consisting of Al, Ga and In, the dislocation of the fourth conductive layer being set to 10<sup>10</sup>/cm<sup>2</sup> or below, the crystallinity of the fourth conductive layer being set to 150 seconds or below in full width at half maximum of X-ray rocking curve at (002) reflection.

- A semiconductor element as defined in claim 17, wherein the underlayer is formed at 1100°C or over by a MOCVD method.
- A semiconductor element as defined in claim 18, wherein the underlayer is formed at a temperature within 1100-1250°C.

20. A semiconductor element as defined in any one of claims 17-19, wherein the substrate is made of a sepphire single crystal having a surface nitride layer on the main surface of the crystal, and the underlayer is formed on the main surface via the surface nitride layer.

16

- 21. A semiconductor element as defined in any one of claims 17-20, wherein the material composition of the first semiconductor nitride constituting the underlayer is varied continuously or stepwisely from the substrate toward the conductive layer.
- A semiconductor element as defined in any one of claims 17-21, wherein the warp of the semiconductor element is 100 μm or below per 5 cm length.
- 23. A heterojunction bipolar transistor comprising a semiconductor element, an emitter electrode, a collector electrode and a base electrode which are provided on the semiconductor element.






FIG. 2




FIG. 3

